Altera PHYLite User Manual
Device family support, Features

Altera PHYLite for Parallel Interfaces IP Core User
Guide
2015.01.16
ug_altera_phylite
The Altera PHYLite for Parallel Interfaces IP core controls the strobe-based capture I/O elements in
Arria
®
10 devices. Use each instance of the IP core to support an interface with up to 18 individual data/
strobe capture groups. Each group can contain up to 48 data I/Os as well as the strobe capture logic.
Device Family Support
The Altera PHYLite for Parallel Interfaces IP core supports Arria
®
10 devices only.
For Arria V, Cyclone
®
V, and Stratix
®
V devices, use the ALTDQ_DQS2 IP core instead.
Related Information
•
For more information about the ALTDQ_DQS2 IP core
Features
The Altera PHYLite for Parallel Interfaces IP core:
• Supports input, output, and bidirectional data channels
• Supports DQS-group based data capture, with up to 48 I/Os (including strobes) per group and DQS
gating/ungating circuitry for strobe-based interfaces
• Supports output delays via interpolator
• Supports dynamic on-chip termination (OCT) control
• Supports quarter-rate to half-rate and half-rate to full-rate conversions. Also supports input, output,
and read/DQS/OCT enable paths
• Supports single data rate (SDR) and double data rate (DDR) at the I/Os
• Supports PHY clock tree
• Supports dynamically reconfigurable delay chains using Avalon interface
• Supports process, voltage, and temperature (PVT) or non-PVT compensated input and DQS delay
chains
Note: The non-PVT compensated component of the input delay is not set in the Quartus II software
version 14.1 and will only be set in a future release of the Quartus II software.
©
2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html
. Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Document Outline
- Altera PHYLite for Parallel Interfaces IP Core User Guide
- Device Family Support
- Features
- Overview
- I/O Standards
- Placement Restrictions
- Timing
- Dynamic Reconfiguration
- Altera PHYLite for Parallel Interfaces IP Core Reference
- Example Design
- IP Migration for Arria V, Cyclone V, and Stratix V
- Document Revision History