4 mclk frequency - address 05h, 1 master clock dividers (bits 6:4), Table 9. mclk frequency – Cirrus Logic CS5345 User Manual

Page 34: 5 pgaout control - address 06h, 1 pgaout source select (bit 6), Table 10. pgaout source selection, 6 channel b pga control - address 07h, 1 channel b pga gain (bits 5:0), Mclk frequency - address 05h” on, Gain

Advertising
4 mclk frequency - address 05h, 1 master clock dividers (bits 6:4), Table 9. mclk frequency | 5 pgaout control - address 06h, 1 pgaout source select (bit 6), Table 10. pgaout source selection, 6 channel b pga control - address 07h, 1 channel b pga gain (bits 5:0), Mclk frequency - address 05h” on, Gain | Cirrus Logic CS5345 User Manual | Page 34 / 42 4 mclk frequency - address 05h, 1 master clock dividers (bits 6:4), Table 9. mclk frequency | 5 pgaout control - address 06h, 1 pgaout source select (bit 6), Table 10. pgaout source selection, 6 channel b pga control - address 07h, 1 channel b pga gain (bits 5:0), Mclk frequency - address 05h” on, Gain | Cirrus Logic CS5345 User Manual | Page 34 / 42
Advertising
See also other documents in the category Cirrus Logic Hardware: