Altera CPRI v6.0 MegaCore Function User Manual
Page 91

Offset
Register Name
Function
Location of Additional Information
0x14
TX_SCR
Transmitter Scrambler
Control
on page 5-7
0x18
RX_SCR
Receiver Scrambler Status
on page 5-7
0x1C
CM_CONFIG
Layer 2 Control and
Management Configuration
on page 5-
8
0x20
CM_STATUS
Layer 2 Control and
Management Status
on page 5-
9
0x24
START_UP_SEQ
Start-Up Sequence Control
and Status
5-9
0x28
START_UP_TIMER
Start-Up Sequence Timer
Control
on
page 5-10
0x2C
FLSAR
L1 Inband Z.130.0 Control
and Status
on page 5-11
0x30
CTRL_INDEX
Control Word Index
on page 5-
11
0x34
TX_CTRL
Transmit Control Word
0x38
RX_CTRL
Receive Control Word
on page 5-13
0x3C
RX_ERR
Receiver Error Status
on page 5-13
0x40
RX_BFN
Recovered Radio Frame
Counter
0x44
LOOPBACK
Loopback Control
14
0x48
TX_DELAY
Transmit Buffer Delay
Control and Status
on page 5-
16
0x4C
RX_DELAY
Receiver Buffer Delay
Control and Status
17
0x50
TX_EX_DELAY
Transmit Buffer Extended
Delay Measurement
Control and Status
5-18
0x54
RX_EX_DELAY
Receiver Buffer Extended
Delay Measurement Status
on page
5-18
0x58
ROUND_TRIP_DELAY
Round Trip Delay
on page 5-19
0x5C
XCVR_BITSLIP
Transceiver Bit Slip Control
and Status
5-19
5-2
CPRI v6.0 IP Core Registers
UG-01156
2015.02.16
Altera Corporation
CPRI v6.0 IP Core Registers