Altera 40-Gbps Ethernet MAC and PHY MegaCore Function - Manual (Page 155)

Address Name Bit Description HW Reset
Value
Access
0x160
DST_AD0_LO
[23:0] Destination address 0 (lower 24 bits). 0x00000000 RW
0x161
DST_AD0_HI
[23:0] Destination address 0 (upper 24 bits). 0x00000000 RW
0x162-
0x17f
RESERVED [31:0] Reserved. 0x0000000
0
The
MADDR_CTRL
register bits 0 and 30 together with the
RX_FILTER_CTRL
register bit 0 (offset 0x103,
Table 3–37 on page 3–59) control address checking as follows:
Table 3-47: Destination Address Checking Behavior
RX_FILTER_CTRL[0] MADDR_
CTRL[30]
MADDR_
CTRL[0]
Behavior
1 — — Promiscuous receive mode: IP core accepts frames
regardless of destination address.
0
0 — IP core treats all packets as if they have a matching
address. (However, the IP core may filter packets
based on other criteria).
1 0 IP core treats all packets as if they have a destination
address that does not match (and therefore, accepts
no packets).
1 1 IP core performs destination address checking and
filters out packets whose destination address does
not match the address specified in the
DST_AD0_LO
and
DST_AD0_HI
registers.
Related Information
Address Checking on page 3-24
Describes the register setting requirements to specify address checking.
Statistics Registers
The statistics registers count Ethernet traffic and errors. The 64-bit statistics registers are designed to roll
over, to ensure timing closure on the FPGA. However, these registers should never roll over if the link is
functioning properly. The statistics registers check the size of frames, which includes the following fields:
• Size of the destination address
• Size of the source address
• Size of the data
• Four bytes of CRC
The statistics counters module is a synthesis option. The statistics registers are counters that are
implemented inside the CSR. When you turn on the Statistics counters parameter in the 40-100GbE
parameter editor, the counters are implemented in the CSR. When you turn off the Statistics counters
3-108 Statistics Registers
UG-01088
2014.12.15
Altera Corporation Functional Description
Send Feedback