Device / jam/vme/...player – Dataman 48Pro User Manual

Page 67

Advertising
background image

Software

appropriate library, wished device and then a mode for test
vectors run (LOOP, SINGLE STEP). Control sequence and
test results are displayed to LOG WINDOW. In case of need is
possible to define the test vectors directly by user. Detailed
description syntax and methods of creation testing vectors is
described in example_e.lib file, which is in programs
installation folder. Note. Because the rising/falling edges of
programmers are tuned for programming of chips, it may
happen the test of some chips fails, although the chips aren't
defective (counters for example).

Device / JAM/VME/...Player

Jam STAPL was created by Altera® engineers and is
supported by a consortium of programmable logic device
(PLD) manufacturers, programming equipment makers, and
test equipment manufacturers.

The Jam™ Standard Test and Programming Language
(STAPL), JEDEC standard JESD-71, is a standard file format
for ISP (In-System Programming) purposes. Jam STAPL is a
freely licensable open standard. It supports programming or
configuration of programmable devices and testing of
electronic systems, using the IEEE 1149.1 Joint Test Action
Group (JTAG) interface. Device can be programmed or
verified, but Jam STAPL does not generally allow other
functions such as reading a device.

The Jam STAPL programming solution consists of two
components: Jam Composer and Jam Player.
The Jam Composer is a program, generally written by a
programmable logic vendor, that generates a Jam file (.jam)
containing the user data and programming algorithm required
to program a design into a device.
The Jam Player is a program that reads the Jam file and
applies vectors for programming and testing of devices in a
JTAG chain.
The devices can be programmed in ZIF socket of the
programmer or in target system through ISP connector. It is
indicated by [PLCC44](Jam) or (ISP-Jam) suffix after name of
selected device in control program. Multiple devices are
possible to program and test via JTAG chain: JTAG chain
(ISP-Jam)

More information on the website:

http://www.altera.com/support/devices/programming/jam/dev-
isp_jam.html

In-System Programmability Guidelines

http://www.altera.com/literature/an/an100.pdf

Using Jam STAPL for ISP & ICR via an Embedded Processor

http://www.altera.com/literature/an/an122.pdf

67

Advertising