Table 4-40. rtar bit definitions, 3 real-time clock counter register (rcnr), Table 4-41. rcnr bit definitions – Intel PXA26X User Manual
Page 142: 4 real-time clock status register (rtsr), Table 4-40
4-34
Intel® PXA26x Processor Family Developer’s Manual
System Integration Unit
4.3.2.3
Real-Time Clock Counter Register (RCNR)
The RTC Counter Register (RCNR) is a read/write register. The counter may be written by the
processor at any time although it is recommended that the operating system prevent inadvertent
writes to the RCNR through the use of the MMU protection mechanisms (refer to the Intel®
XScale™ User’s Manual for details of MMU operation.)
Because of the asynchronous nature of the Hz clock relative to the processor clock, writes to this
counter are controlled by a hardware mechanism that delays the actual write to the counter after the
processor store is performed by approximately two 32-KHz-clock cycles. In case of multiple writes
to RCNR in quick succession, the final update to the RCNR counter may be delayed by up to two
32-KHz-clock cycles.
The RCNR may be read at any time. Reads reflect the value in the counter after it increments or has
been written and does not have the two 32-KHz-clock-cycle delay.
shows the bitmap of the RTC Counter Register.
4.3.2.4
Real-Time Clock Status Register (RTSR)
The RTC Status register (RTSR) is cleared to all zeroes at hardware reset. The ALE and HZE bits
enable both the interrupt for the functions as well as the updating the AL and HZ bits. The AL and
HZ bits are status bits and are set by the RTC logic if the ALE and HZE bits are set respectively.
Table 4-40. RTAR Bit Definitions
Physical Address
0x4090_0004
RTAR
System Integration Unit
Bit
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
8
7
6
5
4
3
2
1
0
RTMV
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Bits
Name
Description
<31:0>
RTMV
RTC TARGET MATCH VALUE:
The value compared against the RTC counter.
Table 4-41. RCNR Bit Definitions
Physical Address
0x4090_0000
RCNR
System Integration Unit
Bit
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
8
7
6
5
4
3
2
1
0
RCV
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Bits
Name
Description
<31:0>
RCV
RTC COUNT VALUE:
The current value of the RTC counter.