Arria v gz transceiver native phy ip core, Arria v gz transceiver native phy ip core -1 – Altera Transceiver PHY IP Core User Manual

Page 412

Advertising
background image

Arria V GZ Transceiver Native PHY IP Core

14

2015.01.19

UG-01080

Subscribe

Send Feedback

Unlike other PHY IP Cores, the Native PHY IP Core does not include an Avalon Memory-Mapped

(Avalon-MM) interface. Instead, it exposes all signals directly as ports. The Arria V GZ Transceiver

Native PHY IP Core provides the following three datapaths:
• Standard PCS

• 10G PCS

• PMA Direct
You can enable the Standard PCS, the 10G PCS, or both if your design uses the Transceiver Reconfigura‐

tion Controller to change dynamically between the two PCS datapaths. The transceiver PHY does not

include an embedded reset controller. You can either design custom reset logic or incorporate Altera’s

“Transceiver PHY Reset Controller IP Core” to implement reset functionality.
In PMA Direct mode, the Native PHY provides direct access to the PMA from the FPGA fabric;

consequently, the latency for transmitted and received data is very low. However, you must implement

any PCS function that your design requires in the FPGA fabric.
The following figure illustrates the use of the Arria V GZ Transceiver Native PHY IP Core. As this figure

illustrates, TX PLL and clock data recovery (CDR) reference clocks from the pins of the device are input

to the PLL module and CDR logic. When enabled, the 10G or Standard PCS drives TX parallel data and

receives RX parallel data. When neither PCS is enabled the Native PHY operates in PMA Direct mode.

©

2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are

trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as

trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html

. Altera warrants performance

of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any

products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,

product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device

specifications before relying on any published information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Advertising